

Figure 1




Figure 2




Figure 3




Figure 4






Figure 5

CMOS REGION




BIPOLAR REGION



[illegible]

### Figure 6






[illegible]

Figure 8





**Figure 9**



# Collector Doping Profile




Figure 10A

# D.C. Beta vs. Vbe




Figure 10B

Figure 11





Figure 12



### Figure 13




Figure 14





Figure 15:

CMOS REGION



BIPOLAR REGION




Figure 16







Figure 17



**Figure 18**





Figure 19



# Collector Doping Profile




Figure 20H

# D.C. Beta vs. Vbe




Figure 20B